
350 Cable Survey System
DPN 402197 © TSS (International) Ltd Page 8 of 14
Figure 10–7: 401103-1 Processor Board
LPWR
LEAK
GND
GND
/SD1IN COMMS1
/LR1IN TxD1 COMMS2
/SK1IN RxD1 COMMS3
/FS1IN DTR1 COMMS4
/SD2IN
/LR2IN
/SK2IN
/FS2IN
/SD3IN /INT1
/LR3IN
/SK3IN /ADCEN
/FS3IN
GND ITXD2
G0 IRXD2
G1 FGND
DPD
APD G0 P24V
CMODE G1 TxD2 PCOM
GND DPD RxD2
TCLK0 APD TxD3
CMODE RxD3
GND TCLK0
+5V
+15V ITXD3
IRXD3
AGND FGND
-15V P24V
PCOM
GND
P24V
PCOM
+5V+5V
GND
+15V
AGND
-15V
GND
A[0..23]
D[0..31]
VCC +5VVDD
VSS VEEGND
Title
Size Document Number Rev
Date: Sheet of
401103G1 G
PROCESSOR BOARD
(C) TSS (UK) Ltd. 2001
ALL RIGHTS RESERVED
TSS 350 CABLE SURVEY SYSTEM
A3
14Tuesday, August 14, 2001
TO CN5
ONLY
TESTPOINT LOCATIONS
TP1 A
TP1 B
TP1 C
TP1 D
GND (DIGITAL)
RESET SWITCH
+5V
/RESET
TP2 A
TP2 B
TP2 C
TP2 D
TP2 E
TP2 F
TP2 G
TP2 H
TP2 I
TP2 J
TP2 K
TP2 L
TP2 M
TP2 N
TP2 O
TP2 P
TP3 A
TP3 B
TP3 C
TP3 D
TP3 E
TP3 F
TP3 G
TP3 H
TP3 I
TP3 J
TP3 K
TP3 L
TP3 M
TP3 N
TP3 O
TP3 P
GND
TIMER 1
TIMER 0
XF0 FLAG
XF1 FLAG
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(10)
(11)
(12)
(13)
(14)
(15)
(16)
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(10)
(11)
(12)
(13)
(14)
(15)
(16)
(1)
(2)
(3)
(4)
H1 CPU STATUS
H3 CPU STATUS
32.768MHz CLK
/STRB STROBE
/RDY READY
RWL (WRITE=0)
RAMCE ACTV HI
/BOOTCE EPROM
/E2CE E2PROM
/IOEN TO U13
/INT0
GND
/ZWR SLOW WR
/ZRD SLOW RD
/CSSCC2 SCC2
/CSSCC1 SCC1
/ADCEN
/ZRDY WAITS
TxD1 SER OUT
TxD2 SER OUT
TxD3 SER OUT
RxD1 SER IN
RxD2 SER IN
RxD3 SER IN
RxD4 NOT USED
TxD4 NOT USED
SCC CLOCK
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
TP4 A
TP4 B
TP4 C
TP4 D
TP4 E
TP4 F
TP4 G
TP4 H
TP4 I
TP4 J
TP4 K
TP4 L
TP4 M
TP4 N
TP4 O
TP4 P
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(10)
(11)
(12)
(13)
(14)
(15)
(16)
TP5 A
TP5 B
TP5 C
TP5 D
TP5 E
TP5 F
(1)
(2)
(3)
(4)
(5)
(6)
TP6 A
TP6 B
TP6 C
TP6 D
TP6 E
TP6 F
TP6 G
(1)
(2)
(3)
(4)
(5)
(6)
(7)
REF PIN SHT FUNCTION REF PIN SHT FUNCTION
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
GND
SK1 SHFT CLK
FS1 FRM SYNC
SD1 SER DATA
LR1 CHANNEL
LCLK1SRLTCH
SK2 SHFT CLK
FS2 FRM SYNC
SD2 SER DATA
LR2 CHANNEL
LCLK2 SR LTCH
SK3 SHFT CLK
FS3 FRM SYNC
SD3 SER DATA
LR3 CHANNEL
LCLK3 SR LTCH
4
4
4
4
4
4
GND
/IACK CLR F/F
/RD3 RD CHN 3
/RD3 RD CHN 2
/RD3 RD CHN 1
/INT1 TO CPU
2
2
2
2
2
2
2
GND
/GPOEN LATCH
G0 TO PREAMP
G1 TO PREAMP
DPD ADC CTRL
APD ADC CTRL
CMODE ADC CTRL
DIGITAL GROUND
DIGITAL GROUNDTP8 - TP11
TP7 A
TP7 B
TP7 C
TP7 D
(1)
(2)
(3)
(4)
3
3
3
3
UART CLOCK CH 1
UART CLOCK CH 2
UART CLOCK CH 3
TP12 3 ISOL. GND - MAIN IO
TP13 3 ISOL. GND - AUX IO
LEEK
DETECTOR
CHK
21FEB95
2
BB
B
6
DB
D
REVISION HISTORY
BY
17APR00
2
1423
4
614
C
ISS
MI
* Note issue 3 not used due
to part number errors
14 AUG 01
TWT2
** Issue 5 Not Used (Addition of Assy
revision box & PLCC sockets removed).
GB
SW
5**
DB
G
CCT DATE
24SEP99
----
E
RPM
ECR
4
08SEP95
1566
A
F
1676
ED
1579
REV
16 OCT 00
NOs
20APR00
2
1240
3*
PCB
BY
Assemble PCBs - 401103
Bare PCB - 301077
DB
PL3
MOLEX
5414-6
1
2
3
4
5
6
D4
LED
TP9
PL5
T&B
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
PL1
MOLEX
5414-8
1
2
3
4
5
6
7
8
PROCESSOR CORE
401103G2
A[0..23]
D[0..31]
/INT1
/ADCEN
G0
G1
DPD
APD
CMODE
TCLK0
TxD1
DTR1
RxD1
TxD2
RxD2
TxD3
RxD3
comms
401103G3
TxD1
RxD1
DTR1
TxD2
RxD2
TxD3
RxD3
COMMS1
COMMS2
COMMS3
COMMS4
ITxD2
IRxD2
FGND
ITxD3
IRxD3
ADC INTERFACE
401103G4
/FS3IN
/SK3IN
/LR3IN
/SD3IN
/FS2IN
/SK2IN
/LR2IN
/SD2IN
/FS1IN
/SK1IN
/LR1IN
/SD1IN
/ADCEN
/INT1
D[0..31]
A[0..23]
LPWR
LEAK
PL10
MOLEX
5414-3
1
2
3
TP10TP8
PL4
MOLEX
5414-6
1
2
3
4
5
6
PL2
MOLEX
5414-4
1
2
3
4
TP11
R1
470R
Comentarios a estos manuales